The current research paper is interested in flexible reconfigurable real-time Network-on-Chip (NoC) in Multiprocessors System-on-Chip MPSoC architectures. A NoC is composed of several nodes where each one consists of a processor and a router. The reconfiguration of a processor is any operation that permits the addition-removal-update of periodic dependent OS (Operating System) tasks that are sharing resources. For two added dependent tasks assigned to different processors, a message is added automatically on the NoC. After any reconfiguration scenario, several real-time constraints cannot be satisfied since a task can miss its deadline and a message can take a long time to arrive to its destination. In order to re-obtain the system feasibility, we propose a new approach that is called CRM (abrev. Cynapsys Reconfigurable MPSoC). A multi-agent architecture based on a master/slave model is defined where a slave agent is assigned to each node to control its local feasibility after any reconfiguration scenario, and a master is proposed for the whole architecture if any perturbation occurs at run-time by proposing software or hardware solutions. A developed tool at LISI laboratory and Cynapsys is implemented for a real case study in order to evaluate the paper's contribution.
INTRODUCTION
Recently, the embedded systems are based on the MPSoC oriented technologies since they meet the required performance of various applications in industry (Z. Hajduk and J.Sadolewski, 2015) . An MPSoC is a system-on-chip (SoC) which is composed of numerous processors commonly dedicated for embedded applications. Reducing the power consumption becomes a major concern for the high-performance and reliability of such systems. The MPSoC can be adapted to its environment after any external/internal events that allow to add, remove or update the system tasks or messages to be exchanged between the processors of the chip. A hardware reconfiguration allows the activation/deactivation of a processor of the architecture. We found in the literature various interesting research works which deal with reconfigurable real-time embedded systems (X. Wang and Li, 2011), (J. F. Zhang, 2015) , (George and Courbin, ) , more specifically the reconfiguration of MPSoC architectures (P.K.F. Holzenspies, 2007) , (A. Samahi, 2007) . Note that various research works on lowpower execution of MPSoC architectures are found in (H. Javaid and Parameswaran, 2011) , (R. Ben Atitallah and Blouin, 2013) , (Salehi and Ejlali, 2015) . Multiple algorithms are dedicated to schedule the OS tasks of embedded systems (N.Q. Wu and Li, 2015) , (Baker, 1991) , (Chetto and Chetto, 1989) (Burns and Wellings, 2001 ), (T.P. Baker, 1990) , (Liu and Layland, 1973) . Although all of them are interesting, no one in the related works deals with the real-time reconfiguration of an MPSoC architecture under low-power and low-memory constraints. This work is original since there is no related work that treats the lowpower-reconfiguration of MPSoC oriented applications implemented by periodic OS tasks/messages under precedence constraints and with shared resources. In this paper, we assume an MPSoC-based application denoted in the following by RSys and composed of n nodes such that each one gathers a processor and a router. The different processors of RSys execute periodic OS tasks. They are assumed to be under precedence constraints and with shared resources. We use the well-known scheduling policy earliest deadline first (EDF) to schedule the tasks that implement the different processors of RSys. The immediate priority ceiling protocol IPCP (Burns and Wellings, 2001 ) is utilized to deal with the precedence constraints of dependent tasks. The initial system is considered as feasible, i.e., the utilization of each processor is equal or less than 1. Several messages will be added too after the addition of tasks. After the application of successive reconfiguration scenarios, RSys becomes infeasible. Also, a message can take a long time to arrive to its destination. In order to resolve all these problems, a new approach called CRM (Cynapsys Reconfigurable MPSoC) is developed at Cynapsys 1 which is a professional company in the embedded technologies. Indeed, all the real-time and precedence constraints should be satisfied. We propose a multi-agent architecture based on the master/slave model to handle feasible reconfigurations of RSys. We propose two types of agents: i) A master agent: Controls the whole architecture of RSys after applying any reconfiguration scenario. If it receives a disapproval from the slave agent, then it proposes the modification of realtime parameters of tasks or their assignment to other processors of the same MPSoC architecture, or also the removal of some of them. ii) A slave agent: Is defined for each processor to inform the master agent if the energy is increased or the real-time constraints are violated. We choose to apply the paper's contribution to FPGA Stratix III and a tool is proposed to handle all the services provided by the different intelligent agents. The remainder of the paper is organized as follows: the next Section reviews the related works. Section 3 formalizes the reconfigurable MPSoC architectures followed by a case study. Section 4 proposes a methodology for a reconfigurable feasible real-time application. The implementation, simulation, and analysis are found in Section 5. Finally, the last Section summarizes this work with the presentation of future works.
STATE OF THE ART
We expose and analyze several research works which are related to the current contribution. Since this paper addresses the reconfigurable feasible NoC in adaptive MPSoC architectures, we start first by presenting the characteristics of MPSoC and NoC. Then we review some interesting related papers dealing with the real-time scheduling of OS tasks.
MPSoC and NoC Characteristics
The MPSoC uses diverse processors usually addres-1 Cynapsys company: http://www.cynapsys.de/ sed to embedded applications. It is used by structure that are composed of multiple heterogeneous processing elements with particular services indicating the requirement of the expected application area (J. Sepulveda and Strum, 2012) . These architectures meet the performance needs of many applications in different domains such as multimedia, telecommunication and network security. Because of their comparatively high performance, flexibility, and power efficiency, the MPSoC is based on NoC solutions (Hansson and Goossens, 2007) , (Stensgaard and Sparso, 2008) , (F. Martinez Vallina and saniie, 2007) . Network on chip (NoC) is known as a new paradigm assigned for the interconnections within a system on chip (SoC) that presents a viable communication infrastructure (Bobda and Ahmadinia, 2005) . Although all of them are interesting, there is no related work that deals with the real-time reconfigurable NoC in MPSoC architectures under low-power constraints.
Real-time Scheduling
Several successful studies in the literature deal with the real-time scheduling of OS tasks. The work in (Liu and Layland, 1973) proposes the earliest deadline first (EDF) and the rate monotonic (RM) to schedule periodic tasks. The work in (Burns and Wellings, 2001 ) presents the original priority ceiling protocol OPCP and immediate priority ceiling protocol IPCP in order to solve the scheduling problem of the tasks that share resources. The research work in (T.P. Baker, 1990) proposes the stack resource policy SRP that allows processes with different priorities to share a single run-time stack. In this paper, we use the EDF for the scheduling of periodic tasks since it is optimal under some assumptions. In summary, a lot of successful investigations have been done in the domain of reconfigurable MPSoCbased embedded technologies. None of the previous works takes into account the feasibility at run-time of NoC in an MPSoC architecture under real-time and energy constraints.
RECONFIGURABLE MPSoC RSys
In this section, we start by formalizing the reconfigurable MPSoC RSys before exposing a case study that explains the the problem under consideration.
Formalization
We assume that RSys consists of the matrix N i * j of nodes, i.e.,
and j ∈ [1..c]) where l and c represent respectively the numbers of the rows and columns of the network on chip NoC that is used to connect all the nodes of RSys (?). RSys is considered to be reconfigurable and adapted to its environment by adding/updating/removing OS tasks to/from the processors. We assume that each node N i, j is composed of: (a) Processor Pr i, j : Executes periodic OS tasks
that share resources and under precedence constraints, (b) Router R i, j : Is responsible of the message's forwarding in the NoC. The latter has a buffer that contains the list of messages to be added from a source node to a destination one. We note that all the processors of RSys share data in a global memory M G .
According to Liu and Layland in (Liu and Layland, 1973) The greatest static priority is equal to 1, i.e., S k = 1 represents τ i, j,k with the highest static priority. We consider that the tasks of RSys are sharing resources and are with precedence constraints. We assume that T i, j,k = D i, j,k . Each task in RSys is characterized by inclusion and exclusion sets according to user requirements respectively where:
• Inclusion set (τ i, j,k ): the set of processors that can handle the execution of τ i, j,k .
• Exlusion set (τ i, j,k ): the set of processors that cannot handle the execution of τ i, j,k .
According to , (Baker, 1991) , the processor utilization of periodic tasks that share resources is calculated as follows :
where B i, j,k is the blocking factor that is defined as the time to spend by a task with a higher priority when blocked. It waits the termination of a task with a lower priority. In this work, we assume that the blocking factor B i, j,k is assumed to be equal to 1 or 0 (Baker, 1991) . The EDF algorithm is used to schedule the independent tasks. For the schedule of tasks that share resources, we use the IPCP. The technique proposed in ) (Chetto and Chetto, 1989 ) is utilized to deal with the dependent tasks. For example, let us define two dependant tasks τ i, j,e and τ i, j, f such that τ i, j,e precedes τ i, j, f . The deadlines of the tasks are attributed as follows: if τ i, j,e precedes τ i, j, f then S i, j,e < S i, j, f . The deadline D i, j,e is given by:
By using Eq. (2), the precedence constraints will be satisfied. We note that the initial utilization of each processor U be f is equal to:
According to (X. Wang and Zhou, 2015 ) (I. khemaissia and Bouzayen, 2014), the energy to be consumed by a processor is proportional to the processor utilization. It is given by:
Let we assume a reconfiguration scenario at a specific time t. A software reconfiguration is applied by adding or removing OS tasks and U be f increases to be U a f t . We assume that the source task ) is characterized by:
In this work, we assume that after each addition of a pair of tasks a new message is added automatically. The purpose of this research is to seek the optimal path between the source task and the destination one under real-time constraints. According to (B.D. Bui and Caccamo, 2005) , the bus utilization is calculated as follows:
Note that m is the messages number.
Case Study
The proposed approach in the current paper is applied to an FPGA Stratix III (Z-A. Obaid and Hamidon, 2009 Table 3 indicates the parameters of the added periodic tasks. Furthermore, we activate a new Nios II processor Pr 2,1 . The processor utilization after the addition of OS tasks U a f t (Pr 1,1 ), U a f t (Pr 1,2 ) and U a f t (Pr 2,1 ) will be 1.05, 1.05 and 1.1, respectively. We deduct that the system is infeasible since the processor utilization of each processor exceeds 1. Also the energy consumption increases to be 1.1, 1.1 and 1.21, respectively.
After the addition of several messages, the bus utilization becomes equal to 1.2 and several messages Figure 2: Scheduling after a reconfiguration scenario. cannot be supported by the NoC. Moreover, the messages take a long time to be routed. For that new software solutions are proposed for the NoC feasibility.
In the sections below, we propose new technical software solutions to satisfy the real-time constraints and to reduce the power consumption.
CRM: METHODOLOGY FOR FEASIBLE RECONFIGURABLE REAL-TIME EMBEDDED SYSTEMS
We propose in the current paper a new methodology CRM that deals with the feasible real-time reconfigurable MPSoC architectures. We aim to extend the work in (I. khemaissia and Khalgui, 2014) which is not interested in the feasibility of the NoC. The different steps of this methodology are stated as follows: (i) Application of reconfiguration scenarios in different processors, and (ii) Verification of the system's feasibility, i.e., feasibility of each processor and in NoC. Before we describe these steps in details, let us define the proposed multi-agent architecture.
Multi-agent based Architecture
We define a multi-agent architecture following the Master-Slave model: (i) Master Agent Ag M : Responsible of the whole system and the NoC feasibility, (ii) Slave Agent Ag i, j : Defined for each node N i, j to inform Ag M if the energy increases or if the local realtime constraints are not satisfied. Fig. 3 summarizes the whole contribution of this current research. It shows the different states of the system and the proposed agents to resolve any destabilization that can occur before and after applying any reconfiguration scenario. 
System Feasibility
Many solutions are proposed to re-obtain the system feasibility in all the processors/NoC of RSys after applying any reconfiguration scenario that violates realtime or energy constraints.
Solution 1: Modification of Parameters
The utilization must be modified to ensure the maintain of the energy consumption. A technical solution to be proposed by Ag M allows to change the parameters of all the initial and new tasks. We suggest in the current work the modification of periods as a solution 1.1 or WCETs as a solution 1.2 to guarantee the satisfaction of all the constraints after a such scenario. According to , the new periods become:
Once the periods are modified, we calculate the new processor utilization of periodic tasks U (r)
perT as follows:
where n is the number of periodic tasks and r is the reconfiguration number. Then, the new power consumption is given by: 
After the modification of the WCETs, the new processor utilization U (r) perC is given by:
The new power consumption is:
perC (Pr i, j ) 2 ) (13) By using Eq. (11), the new constant WCET of old and new tasks to be executed by Pr 1,1 and Pr 1,2 is equal to 2 Time Units. It is equal to T6 Time Units for the tasks of Pr 2,1 . Hence, the new utilizations of Pr 1,1 , Pr 1,2 and Pr 2,1 are equal to 0.55, 0.51 and 0.45, respectively. The WCETs modification can reduce the processor utilization of all the processors of RSys and the power consumption is minimized too. According to , if the bus cannot support the added messages, then we can modify the parameters of the messages or remove the unimportant ones. The new period or the WCTT of each message is calculated according to as follows:
where m denotes the number of messages. After applying Eq. (14), the new utilization of NoC becomes equal to 0.8. Then the NoC is considered feasible.
Solution 2: Tasks/Message Removal
As a second solution, Ag M suggests to remove some OS tasks/messages according to their priorities. If we need to remove a task with precedence constraints, then it is necessary to verify if the tasks that depends on it have a lower priority or not. In this case, the dependent tasks must be removed from the system. Otherwise, it is not allowed to remove this task. For example, if we assume to remove these tasks: A 1 and A 4 from Pr 1.1 , then its processor utilization becomes equal to 1. If we remove the tasks with the lowest priority from all the processors, thus we can reduce the processor utilization. It is similar for the messages, i.e., if we remove the messages with the lowest priority, then the utilization of NoC will be reduced. This solution can provide a feasible real-time system after any reconfiguration scenario but the values of the processor/NoC utilization depend on the number of the removed tasks/messages.
Solution 3: Relocation of Tasks according to the Bin-packing
We use the bin-packing algorithm to relocate the tasks according to several conditions that will be described below (Davis, 2006) . The system can be reconfigured by Ag M on two levels in order to be temporally feasible with a low-power. Since we can calculate the processor utilization of each task, two steps must be done: (a)
Step 1: We relocate the tasks by using one of the proposed algorithms of the bin-packing, and (b)
Step 2: We modify their parameters by following Solution 1 if the current utilization of a processor exceeds 1. Before applying the bin-packing, we should start by ordering the tasks in an ascending order and the processors in a descending order according to their utilization. Two conditions should be satisfied when we re-locate a task τ i, j,k to Pr i, j : (i) Condition 1: the processor Pr i, j ∈ Inclusion set (τ i, j,k ), and (ii) Condition 2: U be f (Pr i, j ) ≤ 1. Algorithm 1 describes the different followed steps in order to relocate the tasks according to the next fit descending NFD. In order to apply the NFD on the running example, we start by ordering the tasks and the processors in a descending order and an ascending one, respectively. We have U be f (Pr 1,1 ) < U be f (Pr 1,2 ) < U be f (Pr 2,1 ). If we re-order the periodic tasks, we get τ 9 , τ 12 , τ 13 , τ 10 , τ 11 , τ 14 . Every time we add a task, we should verify if the processor can include it. The NFD is applied as follows: τ 9 is packed into Pr 1,1 and will be closed. Since Pr 1,1 / ∈ SetInc(τ 12 ), it will be closed and the current added task is put into Pr 1,2 . The utilization of Pr 1,2 becomes equal to 1. Then, it will be closed and Pr 2,1 is open to support τ 13 . For τ 10 , it will be packed into Pr 1,1 that is re-opened since Pr 2,1 is not mentioned in SetInc(τ 10 ). If we add τ 11 into Pr 1,1 , its utilization becomes equal to 1.1. In this case, Ag M applies the periods modification. The same solution is applied when τ 14 is added into Pr 1,2 .
EXPERIMENTATION
This section presents an experimentation that applies low-power reconfigurations of MPSoC-based architectures. We present firstly the implementation of the agent-based architecture. After that, theoretical simulations and analysis are shown to highlight the advantages of the proposed contribution. We choose to apply the latter to Stratix III development board.
Implementation of the Communication Protocol
In this section, we present the main algorithm that applies the proposed methodology. A protocol is defined as a system of rules required to make easier the communication between the different agents of the system. Before describing the algorithm, let us present the following used functions. First of all, it reads the parameters of the initial tasks. Afterwards, it reads the parameter of the added messages. Finally, it verifies the feasibility of the system after the reconfiguration. If the utilization of a processor/NoC exceeds 1, then the agent suggests one of the proposed solutions that are mentioned previously. Figure 4 : Power consumption after the periods modification. 
Simulations
This section presents the obtained results after applying the proposed solutions. The initial system is assumed to be feasible with low-power. The processor utilization of each processor Pr 1,1 , Pr 1,2 , and Pr 2,1 is equal to 0.696532, 0.751534 and 0.803858, respectively. Fig. 4 depicts the power consumption after the modification of the periods and the WCETs. We can deduce that the periods modification can stabilize the power consumption. But, the WCETs modification can reduce the power consumption since the curves show important variations. We can conclude that this theoretical simulation result by Solution 1.2 is more advantageous than Solution 1.1. Fig. 6 visualizes the simulation result after applying the bin-packing algorithm. The different values of the power consumption are in the closed interval [0.5635..0.5655]. Then, we can neglect the variations. This solution is considered as effective as well.
CONCLUSION
In this paper, a new approach called CRM is developed for low-power reconfigurable MPSoC-based architectures. Initially, the system is feasible with low- power. However, after many reconfiguration scenarios, the power consumption becomes bigger and some real-time requirements may not be satisfied. A multiagent architecture based on the master-slave model is proposed, where software/hardware technical solutions are applied in order to obtain a feasible real-time system guaranteeing the minimization or the maintain of the power consumption. This new methodology is applied to confidential projects at Cynapsys. To our best knowledge, no studies dealing with reconfigurable real-time MPSoC under low-power constraints were suggested before. As a future work, we will be interested in aperiodic/sporadic tasks. Also, we will be interested in the reconfigurable routing of periodic/sporadic messages under low-power and lowmemory constraints.
